Cooperative Heterogeneous Computing for Parallel Processing on CPU/GPU Hybrids

Changmin Lee and Won W. Ro
School of Electrical and Electronic Engineering
Yonsei University
Seoul 120-749, Republic of Korea
{exahz, wro}@yonsei.ac.kr

Jean-Luc Gaudiot
Department of Electrical Engineering and Computer Science, University of California
Irvine, CA 92697-2625
gaudiot@uci.edu

Abstract

This paper presents a cooperative heterogeneous computing framework which enables the efficient utilization of available computing resources of host CPU cores for CUDA kernels, which are designed to run only on GPU. The proposed system exploits at runtime the coarse-grain thread-level parallelism across CPU and GPU, without any source recompilation. To this end, three features including a workload distribution module, a transparent memory space, and a global scheduling queue are described in this paper. With a completely automatic runtime workload distribution, the proposed framework achieves speedups as high as 3.08 compared to the baseline GPU-only processing.

1. Introduction

General-Purpose computing on Graphics Processing Units (GPGPU) has recently emerged as a powerful computing paradigm because of the massive parallelism provided by several hundreds of processing cores [4, 15]. Under the GPGPU concept, NVIDIA® has developed a C-based programming model, Compute Unified Device Architecture (CUDA), which provides greater programmability for high-performance graphics devices. As a matter of fact, general-purpose computing on graphics devices with CUDA helps improve the performance of many applications under the concept of a Single Instruction Multiple Thread model (SIMT).

Although the GPGPU paradigm successfully provides significant computation throughput, its performance could still be improved if we could utilize the idle CPU resource. Indeed, in general, the host CPU is being held while the CUDA kernel executes on the GPU devices; the CPU is not allowed to resume execution until the GPU has completed the kernel code and has provided the computation results.

The main motivation of our research is to exploit parallelism across the host CPU cores in addition to the GPU cores. This will eventually provide additional computing power for the kernel execution while utilizing the idle CPU cores. Our ultimate goal is to provide a technique which eventually exploits sufficient parallelism across heterogeneous processors.

The paper proposes Cooperative Heterogeneous Computing (CHC), a new computing paradigm for explicitly processing CUDA applications in parallel on sets of heterogeneous processors including x86 based general-purpose multi-core processors and graphics processing units. There have been several previous research projects which have aimed at exploiting parallelism on CPU and GPU. However, those previous approaches require either additional programming language support or API development. As opposed to those previous efforts, our CHC is a software framework that provides a virtual layer for transparent execution over host CPU cores. This enables the direct execution of CUDA code, while simultaneously providing sufficient portability and backward compatibility.

To achieve an efficient cooperative execution model, we have developed three important techniques:

- A workload distribution module (WDM) for CUDA kernel to map each kernel onto CPU and GPU
- A memory model that supports a transparent memory space (TMS) to manage the main memory with GPU memory
- A global scheduling queue (GSQ) that supports balanced thread scheduling and distribution on each of the CPU cores

We present a theoretical analysis of the expected performance to demonstrate the maximum feasible improvement of our proposed system. In addition, the performance evaluation on a real system has been performed and the results
show that speedups as high as 3.08 have been achieved. On average, the complete CHC system shows a performance improvement of 1.42 over GPU-only computation with 14 CUDA applications.

The rest of the paper is organized as follows. Section 2 reviews related work and Section 3 introduce the existing CUDA programming model and describe motivation of this work. In Section 4, we presents the design and limitations of the CHC framework. Section 5 gives preliminary results. Finally, we conclude this work in Section 6.

2. Related work

There have been several prior research projects which aim at mapping an explicitly parallel program for graphics devices onto multi-core CPUs or heterogeneous architectures. MCUDA [18] automatically translates CUDA codes for general purpose multi-core processors, applying source-to-source translation. This implies that the MCUDA technique translates the kernel source code into a code written in a general purpose high-level language, which requires one additional step of source recompilation.

Twin Peaks [8] maps an OpenCL-compatible program targeted for GPUs onto multi-core CPUs by using the LLVM (Low Level Virtual Machine) intermediate representation for various instruction sets. Ocelot [6], which inspired our runtime system, uses a dynamic translation technique to map a CUDA program onto multi-core CPUs. Ocelot converts at runtime PTX code into an LLVM code without recompilation and optimizes PTX and LLVM code for execution by the CPU. The proposed framework in this paper is largely different from these translation techniques (MCUDA, Twin Peaks, and Ocelot) in that we support cooperative execution for parallel processing over both CPU cores and GPU cores.

In addition, EXOCHI provides a programming environment that enhances computing performance for media kernels on multicore CPUs with Intel® Graphics Media Accelerator (GMA) [20]. However, this programming model uses the CPU cores only for serial execution. The Merge framework has extended EXOCHI for the parallel execution on CPU and GMA; however, it still requires APIs and the additional porting time [13]. Lee et al. have presented a framework which aims at porting an OpenCL program on the Cell BE processor [12]. They have implemented a runtime system that manages software-managed caches and coherence protocols.

Ravi et al. [17] have proposed a compiler and a runtime framework that generate a hybrid code running on both CPU and GPU. It dynamically distributes the workload, but the framework targets only for generalized reduction applications, while our system targets to map general CUDA applications. Qilin [14], in the most relevant study to our proposed framework, has shown an adaptive kernel mapping using a dynamic work distribution. The Qilin system trains a program to maintain databases for the adaptive mapping scheme. In fact, Qilin requires and strongly relies on its own programming interface. This implies that the system cannot directly port the existing CUDA codes, but rather programmers should modify the source code to fit their interfaces. As an alternative, CHC is designed for seamless porting of the existing CUDA code on CPU cores and GPU cores. In other words, we focus on providing backward compatibility of CUDA runtime APIs.

3. Motivation

One of the major roles of the host CPU for the CUDA kernel is limited to controlling and accessing the graphics devices, while the GPU device provides a massive amount of data parallelism. Fig. 1(a) shows an example where the host controls the execution flow of the program only, while
the device is responsible for executing the kernel. Once a CUDA program is started, the host processor executes the program sequentially until the kernel code is encountered. As soon as the host calls the kernel function, the device starts to execute the kernel with a large number of hardware threads on the GPU device. In fact, the host processor is held in the idle state until the device reaches the end of the kernel execution.

As a result, the idle time causes an inefficient utilization of the CPU hardware resource of the host machine. Our CHC system is to use the idle computing resource with concurrent execution of the CUDA kernel on both CPU and GPU (as described in Fig. 1(b)). Considering that the future computer systems are expected to incorporate more cores in both general purpose processors and graphics devices, parallel processing on CPU and GPU would become a great computing paradigm for high-performance applications. This would be quite helpful to program a single chip heterogeneous multi-core processor including CPU and GPU as well. Note that Intel® and AMD® have already shipped commercial heterogeneous multi-core processors.

In fact, CUDA is capable of enabling asynchronous concurrent execution between host and device. The concurrent execution returns a control to the host before the device has completed a requested task (i.e., non-blocking). However, the CPU that has the control can only perform a function such as memory copy, setting other input data, or kernel launches using streams. The key difference on which we focus is in the use of idle computing resources with concurrent execution of the same CUDA kernel on both CPU and GPU, thereby easing the GPU burden.

4. Design

An overview of our proposed CHC system is shown in Fig. 2. It contains two runtime procedures for each kernel launched. Each kernel execution undergoes those procedures. The first includes the Workload Distribution Module (WDM), designed to apply the distribution ratio to the kernel configuration information. Then, the modified configuration information is delivered to both the CPU loader and the GPU loader. Two sub-kernels (KernelCPU and KernelGPU) are loaded and executed, based on the modified kernel configurations produced by the WDM.

The second procedure is designed to translate the PTX code into the LLVM intermediate representation (LLVM IR). As seen in Fig. 2, this procedure extracts the PTX code from the CUDA binary to prepare the LLVM code for cooperative computing. On the GPU device, our runtime system passes the PTX code through the CUDA device driver, which means that the GPU executes the kernel in the original manner using the PTX-JIT compilation. On the CPU side, CHC uses the PTX translator provided in Ocelot in order to convert PTX instructions into LLVM IR [6]. This LLVM IR is used for a kernel context of all thread blocks running on CPU cores, and LLVM-JIT is utilized to execute the kernel context [11].

The CUDA kernel execution typically needs some start-up time to initialize the GPU device. In the CHC framework, the GPU start-up process and the PTX-to-LLVM translation are simultaneously performed to hide the PTX-to-LLVM translation overhead.

4.1. Workload distribution module and method

The input of WDM is the kernel configuration information and the output specifies two different portions of the kernel, each for CPU cores and the GPU device. The kernel configuration information contains the execution configuration which provides the dimension of a grid and that of a block. The dimension of a grid can be efficiently used for our workload distribution module.

In order to divide the CUDA kernel, the workload distribution module determines the amount of the thread blocks to be detached from the grid considering the dimension of the grid and the workload distribution ratio as depicted in Fig. 3. As a result, WDM generates two additional execution configurations, one for CPU and the other for GPU. WDM then delivers the generated execution configurations (i.e., the output of the WDM) to the CPU and GPU loaders. With these execution configurations, each loader now can make a sub-kernel by using the kernel context such as
GPU Loader
out
PTX
Core1
memory.
Therefore, the blocks to the GPU-side, while the rest is assigned to the LLVM and PTX.

LLVM and PTX.
Typically, WDM assigns the front portion of thread blocks to the GPU-side, while the rest is assigned to the CPU-side. Therefore, the first identifier of the CPU’s sub-kernel will be \((dGrid.y \times GPU\text{Ratio}) + 1\). Then, each thread block can identify the assigned data with the identifier since both sides have an identical memory space.

In order to find the optimal workload distribution ratio, we can probably predict the runtime behavior such as the execution delay on CPU cores. However, it is quite hard to predict characteristics of a CUDA program since the runtime behavior strongly relies on dynamic characteristics of the kernel [1, 10]. For this reason, Qilin used an empirical approach to achieve their proposed adaptive mapping [14]. In fact, our proposed CHC also adopts a heuristic approach to determine the workload distribution ratio. Then, the CHC framework performs the dynamic work distribution at runtime based on this ratio. The proposed work distribution can split the kernel according to the granularity of thread block.

4.2. Memory consolidation for transparent memory space

A programmer writing CUDA applications should assign memory spaces in the device memory of the graphics hardware. These memory locations (or, addresses) are used for the input and output data. In the CUDA model, data can be copied between the host memory and the dedicated memory on the device. For this purpose, the host system should preserve pointer variables pointing to the location in the device memory.

As opposed to the original CUDA model, two different memory addresses exist for one pointer variable in our proposed CHC framework. The key design problem is caused by the fact that the computation results of the CPU side are stored into the main memory that is different from the device memory. To address this problem, we propose and design an abstraction layer, Transparent Memory Space (TMS), to preserve two different memory addresses in a pointer variable at a time.

**Accessing memory addresses.** The abstraction layer uses double pointers data structures (similar to [19]) for pointer variables to map one pointer variable onto two memory addresses: for the main memory and the device memory. As seen in Fig. 4, we have declared the abstraction layer that manages a list of the TMS data structures. Whenever a pointer variable is referenced, the abstraction layer translates the pointer to the memory addresses, for both CPU and GPU. For example, when a pointer variable (e.g., \(d_{out}\)) is used to allocate device memory using `cudaMalloc()`, the framework assigns memory spaces both on the device memory and the host memory. The addresses of these memory spaces are stored in a TMS data structure (e.g., \(TMS1\)), and the framework maps the pointer variable on the TMS data structure. Thus, the runtime framework can perform the address translation for a pointer variable.

**Launching a kernel.** For launching a kernel, pointer variables defined in advance may be used as arguments of the kernel function. At that time, the CPU and GPU loaders obtain each translated address from the mapping table so that each sub-kernel could retain actual addresses on its memory domain.

**Merging separated data.** After finishing the kernel computation, the computation results are copied to the host memory (`cudaMemcpy()`) to perform further operations. Therefore, merging the data of two separate memory domains is required. To reduce memory copy overhead, the framework traces memory addresses which are modified by the CPU-side computation.

4.3. Global scheduling queue for thread scheduling

GPU is a throughput-oriented architecture which shows outstanding performance with applications having a large amount of data parallelism [7]. However, to achieve meaningful performance from the CPU side, scheduling thread blocks with an efficient policy is important.

Ocelot uses a locality-aware static partitioning scheme in their proposed thread scheduler, which assigns each thread block considering load balancing between neighboring worker thread [6]. However, this static partitioning method probably causes some cores to finish their execution early. In our scheduling scheme, we allow a thread block to be assigned dynamically to any available core. For this pur-
float *h_in;
float *h_out;

... cudaMalloc(d_in, size);
cudaMalloc(d_out, size);

... cudaMemcpy(d_in, h_in, size, ...);
kernel_func<<<...>>>(d_in, d_out);
cudaMemcpy(h_out, d_out, size, ...);

4.4. Limitations on global memory consistency

CHC emulates the global memory on the CPU-side as well. Thread blocks in the CPU can access the emulated global memory and perform the atomic operations. However, our system does not allow the global memory atomic operations between the thread blocks on the CPU and the thread blocks on the GPU to avoid severe performance degradation. In fact, discrete GPUs have their own memory and communicate with the main memory through the PCI express, which causes long latency problems. This architectural limit suggests that the CHC prototype need not provide global memory atomic operations between CPU and GPU.

5. Results

The proposed CHC framework has been fully implemented on a desktop system with two Intel Xeon™ X5550 2.66 GHz quad-core processors and an NVIDIA GeForce™ 9400 GT device. The aim of the CHC framework is to demonstrate the feasibility of the parallel kernel execution on CPU and GPU to improve CUDA execution on low-end GPUs. This configuration is also applicable to a single-chip heterogeneous multi-core processor that has an integrated GPU, which is generally slower than discrete GPUs.

We adapt 14 CUDA applications which do not have the global memory synchronization across CPU and GPU at runtime; twelve from the NVIDIA CUDA Software Development Kit (SDK) [16], SpMV [2], and MD5 hashing [9]. Table 1 summarizes these applications and kernels.

5.1. Initial analysis

For the initial analysis, we have measured the execution delay using only the GPU device and the delay using only the host CPU (through the LLVM JIT compilation technique [5, 6, 11]). In addition, the workload has been configured either as executing only one thread block or as executing the complete set of thread blocks.

The maximum performance improvement achievable based on the initial execution delays can be experimentally deduced, as depicted in Table 2. Fig. 5 shows the way to find it; the x-axis represents the workload ratio in terms of thread blocks assigned to the CPU cores against thread blocks on the GPU device. With having more thread blocks on the CPU cores, fewer thread blocks would be assigned to the GPU device. Therefore, the execution delay for GPU is proportionally reduced along the x-axis.

From the above observation, the maximum value between the CPU execution delay and the GPU execution delay at a given workload ratio can be considered as the total
Table 1. Test Applications

<table>
<thead>
<tr>
<th>Applications (Abbreviation)</th>
<th># Kernels</th>
<th># Thread Blocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3DFD (3DFD)</td>
<td>1</td>
<td>20x20</td>
<td>3D finite difference computation</td>
</tr>
<tr>
<td>Binomial Options Pricing (BINO)</td>
<td>1</td>
<td>512x1</td>
<td>European options under binomial model</td>
</tr>
<tr>
<td>Black Scholes (BLKS)</td>
<td>1</td>
<td>480x1</td>
<td>European options by Black-Scholes formula</td>
</tr>
<tr>
<td>Mersenne Twister (MERT)</td>
<td>2</td>
<td>32x1</td>
<td>Mersenne twister random number generator and Cartesian Box-Muller transformation</td>
</tr>
<tr>
<td>Matrix Multiplication (MAT)</td>
<td>1</td>
<td>128x128</td>
<td>Matrix multiplication: C = A * B.</td>
</tr>
<tr>
<td>Monte Carlo (MONT)</td>
<td>2</td>
<td>256x1</td>
<td>European options using Monte Carlo approach</td>
</tr>
<tr>
<td>Scalar Product (SCALAR)</td>
<td>1</td>
<td>128x1</td>
<td>Scalar products of input vector pairs</td>
</tr>
<tr>
<td>Scan (SCAN)</td>
<td>3</td>
<td>256x1</td>
<td>Parallel prefix sum</td>
</tr>
<tr>
<td>Convolution Texture (CONV)</td>
<td>2</td>
<td>192x128</td>
<td>Image convolution filtering</td>
</tr>
<tr>
<td>Transpose (TRANS)</td>
<td>2</td>
<td>128x256</td>
<td>Matrix transpose</td>
</tr>
<tr>
<td>Sobol QRNG (QRNG)</td>
<td>1</td>
<td>1x100</td>
<td>Sobol’s quasi-random number generator</td>
</tr>
<tr>
<td>Vector Addition (VEC)</td>
<td>1</td>
<td>196x1</td>
<td>Vector addition: C = A + B</td>
</tr>
<tr>
<td>Sparse matrix-vector multipication* (SPMV)</td>
<td>2</td>
<td>1024x1</td>
<td>Matrix-vector multiplication: y += A * x</td>
</tr>
<tr>
<td>MD5 Hashing (MD5)</td>
<td>2</td>
<td>33312x1</td>
<td>MD5 hashing (MD5 calculation and search)</td>
</tr>
</tbody>
</table>

a. Compressed Sparse Row (CSR) format is used.

5.2. Performance improvements of CHC framework

Table 2 shows the maximum performance and the optimal distribution ratio obtained from the initial analysis. In addition, the actual execution time and the actual work distribution ratio using CHC are also presented. In fact, the optimal distribution ratio is used to determine the work distribution ratio on CHC.

Fig. 6 shows the performance improvements of CHC normalized to GPU-only computations according to the actual distribution ratio; as expected, the performance of CHC improves compared to the execution delay using only GPU. The speedup is achieved, ranging from 0.46x for MERT up to 3.08x for VEC. The average speedup of the CHC framework is 1.42x.

More in detail, the applications with exponential, trigonometric, or power arithmetic operations (BINO, BLKS, MERT, MONT, and CONV) show little performance improvement. In fact, the execution time of these applications on CPU is much higher compared to the execution time on GPU. This is due to the fact that the GPU device normally provides special functional units for those operations. On the other hand, the applications without those arithmetic operations (TRANS, VEC, SPMV, and MD5) show relatively higher speedups.
Table 2. Initial analysis and CHC results

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Thread Blocks</th>
<th>Workload</th>
<th>Execution Time (ms)</th>
<th>Initial Analysis</th>
<th>CHC Results</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>CPU Only</td>
<td>GPU Only</td>
<td>Maximum</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Performance</td>
</tr>
<tr>
<td>3DFD</td>
<td>20x20</td>
<td>20x20</td>
<td>19.468</td>
<td>7.144</td>
<td>104.52</td>
</tr>
<tr>
<td>BINO</td>
<td>512x1</td>
<td>1x1</td>
<td>17.43</td>
<td>1.15</td>
<td>556.06</td>
</tr>
<tr>
<td></td>
<td>512x1</td>
<td>1x1</td>
<td>926.6</td>
<td>593.0</td>
<td></td>
</tr>
<tr>
<td>BLKS</td>
<td>480x1</td>
<td>1x1</td>
<td>1.08</td>
<td>0.03</td>
<td>16.98</td>
</tr>
<tr>
<td></td>
<td>480x1</td>
<td>1x1</td>
<td>920.20</td>
<td>17.57</td>
<td></td>
</tr>
<tr>
<td>MERT</td>
<td>32x1</td>
<td>1x1</td>
<td>13.62</td>
<td>1.55</td>
<td>44.73</td>
</tr>
<tr>
<td></td>
<td>32x1</td>
<td>1x1</td>
<td>435.94</td>
<td>49.85</td>
<td></td>
</tr>
<tr>
<td>MAT</td>
<td>128x128</td>
<td>128x1</td>
<td>44.23</td>
<td>12.84</td>
<td>1274.15</td>
</tr>
<tr>
<td></td>
<td>128x128</td>
<td>1x1</td>
<td>5661.8</td>
<td>1644.1</td>
<td></td>
</tr>
<tr>
<td>MONT</td>
<td>256x1</td>
<td>1x1</td>
<td>8.47</td>
<td>0.28</td>
<td>69.90</td>
</tr>
<tr>
<td></td>
<td>256x1</td>
<td>1x1</td>
<td>4179.8</td>
<td>122.23</td>
<td></td>
</tr>
<tr>
<td>SCALAR</td>
<td>128x1</td>
<td>128x1</td>
<td>28.86</td>
<td>5.74</td>
<td>4.79</td>
</tr>
<tr>
<td>SCAN</td>
<td>256x1</td>
<td>1x1</td>
<td>0.014</td>
<td>0.004</td>
<td>0.87</td>
</tr>
<tr>
<td></td>
<td>256x1</td>
<td>1x1</td>
<td>3.75</td>
<td>1.13</td>
<td></td>
</tr>
<tr>
<td>CONV</td>
<td>192x128</td>
<td>192x1</td>
<td>8.45</td>
<td>0.15</td>
<td>19.51</td>
</tr>
<tr>
<td></td>
<td>192x128</td>
<td>1x1</td>
<td>1082.3</td>
<td>19.53</td>
<td></td>
</tr>
<tr>
<td>TRAN</td>
<td>128x256</td>
<td>128x1</td>
<td>28.21</td>
<td>64.29</td>
<td>28.81</td>
</tr>
<tr>
<td>ORNG</td>
<td>1x100</td>
<td>1x100</td>
<td>5.22</td>
<td>1.46</td>
<td>0.87</td>
</tr>
<tr>
<td>VEC</td>
<td>196x1</td>
<td>196x1</td>
<td>0.005</td>
<td>0.011</td>
<td>0.68</td>
</tr>
<tr>
<td></td>
<td>196x1</td>
<td>1x1</td>
<td>0.01</td>
<td>0.017</td>
<td></td>
</tr>
<tr>
<td>SPMV</td>
<td>1024x1</td>
<td>1024x1</td>
<td>0.003</td>
<td>0.001</td>
<td>1.17</td>
</tr>
<tr>
<td>MD5</td>
<td>33312x1</td>
<td>33312x1</td>
<td>0.002</td>
<td>0.004</td>
<td>52.14</td>
</tr>
</tbody>
</table>

Figure 6. Normalized performance speedup of CHC over the GPU-only processing.

6. Conclusions

The paper has introduced three key features for the efficient exploitation of the thread level parallelism provided by CUDA on the CPU multi-cores in addition to the GPU device. The proposed CHC framework provides a tool set which enables CUDA binary to run on CPU and GPU, without imposing source recompilation. The experiments demonstrate that the proposed framework successfully achieves efficient parallel execution and that the performance results obtained are close to the values deduced from the theoretical analysis. We believe the cooperative heterogeneous computing can be utilized in the future heterogeneous multi-core processors which are expected to include even more GPU cores as well as CPU cores.

As future work, we will first develop a dynamic control scheme on deciding the workload distribution ratio. We also plan to design an efficient thread block distribution technique considering data access patterns and thread divergence. We believe CHC can eventually provide a solution for the degradation of performance due to the irregular memory access and thread divergence in the original
CUDA execution model. In fact, the future CHC framework needs to address the performance trade-offs considering the CUDA application configurations on various GPU and CPU models. In addition, we will discuss the overall speedups considering the transition overhead to find the optimal configuration for the CHC execution model.

7. Acknowledgments

We thank all of the anonymous reviewers for their comments. This work was supported by the Basic Science Research Program through the National Research Foundation (NRF) of Korea, which is funded by the Ministry of Education, Science and Technology [2009-0070364]. This work is also supported in part by the US National Science Foundation under Grant No. CCF-0541403. Any opinions, findings, and conclusions as well as recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation.

References


